ABSTRACT The digital method of natural sampling sinusoidal pulse width modulation (SPWM) is studied based on the characteristics of neutral point clamped three-level inverters of Photovoltaic power generation system. Based on field programmable gate array (FPGA), A three-level natural sampling SPWM digital framework is constructed. The digital implementation methods of triangular carrier generation, sinusoidal modulation waveform generation, switching state combination configuration and dead-zone setting are studied. A ultra-realtime comparison calculation method of switching time based on FPGA technology is proposed in this paper. This method avoids complex calculation such as Taylor series expansion and convergence judgment in natural sampling SPWM. Under the same conditions, the harmonic content of the SPWM output waveform using this method is smaller than that of the symmetrical regular sampling method. And the harmonic content is equivalent to that of natural sampling. The digital natural sampling method can further improve the quality of output waveform and the stability of DC bus voltage of threelevel inverters. The theoretical research is realized by VHDL (Very High Speed Integrated Circuit Hardware Description Language) and FPGA chip. The experimental results prove the correctness and feasibility of the digital method.
I. INTRODUCTION
Three-level inverters have become one of the mainstream topologies for high voltage and high power conversion because of high output power and low du/dt change rate. Three-level inverters are widely used in photovoltaic power generation systems [1] - [5] . At present, the control technology of three-level inverters mainly focuses on harmonic suppression, DC bus voltage balance control, fault and protection, and pulse width control strategy [6] - [10] . In highvoltage and high-power situations, the switching frequency is low (generally below 1kHz), the dead time and the minimum pulse width are set larger (tens of microseconds).
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Therefore, how to optimize the pulse width modulation algorithm, reduce the output harmonics of inverters, and improve the utilization ratio of DC bus voltage is key point.
Three-level inverter pulse width modulation algorithms are mainly space vector pulse width modulation (SVPWM), selective harmonic elimination pulse width modulation (SHEPWM), sinusoidal pulse width modulation (SPWM). For the first two algorithms, reference [11] - [16] has studied their implementation methods and performance improvement measures. However, in high-power applications, the main problems are: low switching frequency. For SVPWM algorithm, it is difficult to synthesize adjacent vectors and zero vectors in some sectors (modulation is large, or overmodulation region). Therefore, The use of SVPWM to reduce harmonics and improve DC bus voltage utilization is limited VOLUME 7, 2019 This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see http://creativecommons.org/licenses/by/4.0/ in high-voltage applications. SHEPWM algorithm is more complex, switching time needs to be calculated in advance, and the calculation is large, real-time is not enough. It is difficult to meet the performance requirements when the phase, amplitude, and frequency vary rapidly in a large range. However, the harmonic content of SPWM can be reduced by using natural sampling method. By realizing super-modulation function, it can also make up for the deficiency of low utilization ratio of DC bus voltage in SPWM. Therefore, it is reasonable and feasible to choose SPWM as PWM algorithm of three-level inverters in high-voltage high-power situations. At present, a lot of research has been carried out on the digitization of SPWM at home and abroad. The digitization implementation of symmetrical rule sampling SPWM has been studied in reference [17] - [25] . In reference [20] , the digital realization method of asymmetrical regular sampling SPWM is further studied. Compared to natural sampling, there is still room for improvement in performance.. Reference [21] Digital signal processor (DSP) chip and Adomian polynomial expansion method are used to realize the digitization of natural sampling SPWM. On the one hand this method needs a lot of calculation, On the other hand, there is a reset problem of DSP due to external interference, which affects the stability of the system. In addition, in high-voltage and high-power situations, there are many switching devices, and the DSP chip also faces the problem of insufficient ports, which limits its later expansion. In reference [22] , large-scale logic chips are used to realize the digitization of natural sampling SPWM, which improves security and stability of system, and also solves the problem of insufficient DSP ports. But its sinusoidal signal is generated by analog circuit, sampled by microprocessor, and then transmitted to field programmable gate array (FPGA) [23] or complex programmable logic device (CPLD) chip, which completes the digitization of triangular wave. Compared with sinusoidal signal, the final output waveform of naturally sampled SPWM is obtained. In this process, the amount of data transmitted by DSP and FPGA is large, and the sinusoidal sampling frequency is limited by operation speed of DSP. When the reset of DSP occurs, the sinusoidal value can not be obtained by FPGA, which will also affect the stability of the system. There is still a certain gap between this method and full digital implementation.
In general, the switching frequency is low in high-power applications, and the strict natural sampling SPWM will further improve the output waveform quality. And threelevel inverter DC-bus voltage balance will also be improved. However, the existing papers still have room for improvement in implementation methods and technology. In view of the above problems, combined with current technology, the theory of three-level natural sampling SPWM all-digital technology is studied, and uses the FPGA chip to realize. This paper constructs a complete digital framework of SPWM with natural sampling. Under this framework, the phase, frequency and amplitude of SPWM output waveform can be adjusted quickly according to the parameters set. In this paper, a ultra-realtime comparative calculation method is proposed to realize the advanced calculation of natural sampling points. Digital natural sampling method avoids such as Taylor series expansion and convergence judgment in traditional calculation process. And the calculation and internal resource consumption of FPGA chip are reduced. The sine wave, triangle wave and synchronization signal in the SPWM algorithm are automatically generated in the FPGA, which can further improve the digitization degree, pulse width control accuracy and system response speed.
Finally, a test platform for three-level inverter is built. The digital natural sampling algorithm is realized by programming with VHDL language. The experimental results show that harmonic content of the SPWM output waveform using the digital natural sampling method is smaller than that of the symmetrical regular sampling method, which is generally 5 to 15% lower than that of the symmetrical regular sampling method. Therefore, as far as the harmonic content is concerned, the digital natural sampling method is superior to the symmetrical regular sampling method. And this digital sampling method can further improve the quality of output waveform and the stability of DC bus voltage of three-level inverters. Fig.1 shows three-phase three-level diode clamped inverter. The principle of SPWM implementation for A phase bridge arm of three-level inverters is shown in Fig.2 (a) . The details of SPWM implementation in one switching cycle is shown in Fig.2 (b) .
II. PRINCIPLE OF NATURAL SAMPLING SPWM FOR THREE-LEVEL INVERTER
According to the modulation method shown in Fig.2 and the switching state of the bridge arm shown in Table. 1, the four switching devices S A1 , S A2 , S A3 and S A4 of A phase bridge arm are controlled. The output of A phase can be connected to the positions of the positive, negative and neutral points of the DC bus. Thus, three level states are outputted. The principle of B phase and C phase is similar to A phase.
III. STUDY ON DIGITIZATION THEORY OF SUB-FUNCTION OF THREE-LEVEL NATURAL SAMPLING SPWM
In the process of digitization, T SYNC signals are generated at both vertices and bottoms of triangular carriers, as shown in Fig.3 . The signal is used to start judging the region of the pulse width, calculating the switching time and ultra-realtime calculation. The signal is used to judge the region of the pulse width, to calculate the switching time, and to calculate the ultra-realtime function. The frequency of the synchronization signal is twice as high as that of the triangular wave.
where f K is the switching frequency and f SYNC is the synchronous signal frequency. The synchronization signal T SYNC is generated by a counter. When the counter accumulates to the target value, the synchronization signal is generated. Counter target value calculation equation:
where P SNYC_TARG is the target value of the synchronous signal counter. f CLK is the clock frequency of digital system. The expression of sine modulated wave is as follows:
where A is the amplitude of the modulation wave U M (t), f is the modulation wave frequency, and θ is the initial phase angle.
Considering the use of Taylor series expansion to realize the sine function, the calculation process involves multiple multiplication calculation and convergence judgement of function, which takes up a large amount of hardware resources for the digital circuit. Therefore, in this paper, the method of numerical look-up table is directly used to realize the sine wave generation. One point per degree is taken and stored in the chip of the FPGA. After each synchronization signal is generated, the span of the sine wave look-up table is accumulated according to equation (4), and the numerical look-up table address of the current sine wave is obtained.
where S ADD is the address of the numerical look-up table of sine waves, U M _STEP is the span of sine waves between each synchronization signal, and U M _PA is the initial phase angle. The address span of the sine wave in the lookup table is U M _STEP , The initial phase angle is U M _PA . The equation is as follows:
where T SYNC is the time interval between two synchronous signals.
Both the dead-time T D and the minimum pulse-width T M can be digitally processed by the counter, and target values can be calculated as follows:
where T D_TARG and T M _TARG are the target values of dead time and minimum pulse width in digital system respectively. The principle of ultra-realtime comparison calculation of switch position is shown in Fig.3 . After the arrival of synchronous signal T SYNC signal, taking the clock signal T CLK as the reference, sine wave and triangle wave are sampled synchronously and compared, and the T CLK is counted at same time. When the frequency of the T CLK signal meets the requirements, the number of T CLK needed from the start time of the synchronous signal T SYNC signal (point A) to the ideal switching position (point E) can be obtained in advance within the T M time (that is, before AB section in Fig.3) . Thus, the switching time under the natural sampling rule in the current switching region can be obtained.
As shown in Fig.3 , the sine wave takes one point for each degree and T CLK signal is used as the cumulative value signal of sine wave angle address lookup table. In T M time period, the span of sine wave angle is T .
where T CLK is interval time of the system clock signal and T M is the minimum pulse width time.
In the T SYNC interval, the maximum span of sine wave angle is M_STEP(that is, half switching period, the degree of the AF section in Fig.3 . Therefore, in order to meet the requirements of ultra-realtime calculation, the sine wave value span ϕ T in (8) is required to reach the F point shown in Fig.3 within the minimum pulse width time. With the limitation of the minimum pulse width, the starting point of the sine wave can be set at B pointh. That is, φ T needs to meet
where TM is the angle of the T M time period. If equation (9) holds, no matter if the E point shown in Fig.3 falls anywhere in the BF interval, the specific position of the intersection point can be obtained in advance by comparing the sine wave value with the triangle wave value within the time period of the minimum pulse width, so as to determine the switching time.
In high-voltage and high-power applications, f K is generally 600Hz-1200Hz, T M is generally a few tens of microseconds. Therefore, the realization of ultra-realtime calculation, that is, to complete advanced calculation of the intersection point of sine wave and triangle wave in the T M time period, depends on whether the clock frequency f CLK of the digital system can meet the requirements.
Equations (5) and (8) are substituted for equation (9) and simplified to obtain
Assuming the precision of sine look-up table ϕ = 0.05 • , when the minimum pulse width time T M , switching frequency f K and output frequency f are known, the ultrarealtime function should be realized, The clock rate f CLK of the digital system needs to be satisfied equation (10) . and the value range shown in Fig.4 can be obtained by programming.
The values of f CLK under different conditions can be obtained from the value curve of Fig.4 . In the most extreme case, when the switching frequency is 600Hz and the minimum pulse width time is 20µs, the f CLK frequency is 5.05MHz. The clock frequency in FPGA is generally above 20MHz, so the ultra-realtime calculation can be realized in high-voltage and high-power applications. In lowvoltage and low-power applications, although the time of T M is short, but the switching frequency is high, generally in thousands of hertz, even a few megahertz. Therefore, the ultra-realtime comparison calculation proposed in this paper can also be realized.
In the process of digital realization, the super-modulation function can trigger the pulse according to the requirements specified in Table. 2. Fig.5 shows the whole frame of three-level SPWM control digitization based on FPGA. It can be seen that the digitization process involves modulation wave frequency, phase and amplitude settings, triangular wave frequency settings, modulation wave look-up table, synchronization signal generation, pulse width modulation (PWM) output of ultra-realtime calculation of switching time, etc., will be described one by one below.
IV. DIGITAL REALIZATION OF THREE-LEVEL NATURAL SAMPLING SPWM
As shown in Fig.6 , in the process of digitizing the synchronization signal, two independent registers need to be set, namely, target value register and cycle accumulation register. The P SYNC_TARG value of the target value register is calculated according to (2) . The cyclic accumulation register is controlled by the system clock signal. The register is accumulated at the rising edge of the system clock signal, and is continuously compared with the target value register value. When the two are equal, the synchronization signal T SYNC is triggered and the cyclic accumulation register value is cleared, and then the above steps are repeated.
In order to save hardware resources, in the sine wave generation process, using the sine wave symmetry, only between Fig.7 . In process of sine wave digitization, in order to improve the resolution, this paper takes enlarging 2 12 times as an example to study. If we want to improve the accuracy, the value of sine wave can be further enlarged.
In digitization process, it is necessary to set up three independent registers, which are sine wave value address register, sine wave value step register, calculated by (5), sine wave initial phase register, calculated by (6) . After the arrival of each synchronization signal, an accumulation calculation of sine wave value addresses is carried out according to (4) , then interval judgment and symmetry processing are performed by the method shown in Fig.7 , and the addresses of sine wave value are mapped to 0 • -90 • sinusoidal function look-up table.
In order to realize the ultra-realtime calculation of switching time, the algorithm based on parallel time-sharing pipeline shown in 
A. FIRST STAGE PIPELINE
In First stage pipeline, T SYNC is used as the trigger signal, which is generated at the top and bottom of the triangle wave. When the signal arrives, it triggers the update of control parameters, the judgment and output of the pulse width interval, and the ultra-realtime calculation of start-up switching time.
B. SECOND STAGE PIPELINE
The Second stage pipeline takes T SYNC as the start signal and T CLK as the trigger signal, and executes in parallel with the first stage pipeline. Taking the A 1 interval shown in Fig.3 as an example, the system completes the calculation of the sine wave starting angle of the first T CLK signal shown in Fig.8 , and extracts the sine wave value. Then the system takes T CLK as the trigger signal, and continue to take values and compare sine and triangular waves. When the value of sine and triangular waves changes, that is, when the intersection point is generated (N point in Fig. 8 ), the comparison is stopped and the number of clock signals is recorded. The number of clock signals is the switching time in the area.
The turn-on and turn-off time in the current switching cycle can be obtained after the ultra-realtime calculation of switching time is completed through the above digital algorithm. Finally, the corresponding pulse width control signal is determined according with Fig.2 and Table. 1 to complete the output of the PWM. The corresponding register can be set in the digital system, and the initialization value can be calculated according to (7) . As shown in Fig.8 , when the initial value of sine wave is greater than the triangular wave, or when the comparison point N is more than half of the triangular wave time, the supermodulation is generated and the supermodulated output is completed in accordance with the rules in Table. 2.
V. EXPERIMENTAL TEST AND RESULT

A. SIMULATION AND VERIFICATION OF DIGITAL NATURAL SAMPLING
The programming platform uses QutursII 9.0, and VHDL language is used to program the above theoretical research content. And simulation test is carried out in ModelSim simulation software. The test conditions are as follows, the triangular carrier frequency is 1kHz, the sine wave frequency is 50Hz, the system clock frequency is 20MHz, the minimum pulse is 75µs, the dead time is 25µs, and the amplitude modulation ratio is 0.85. The test results are as follows.
1) SYNCHRONIZATION SIGNAL T SYNC SIMULATION TEST
The program counts the clock signal T CLK accumulatively. The system clock frequency is 20MHz, and the switching frequency is 1kHz. According to (2), the target register P SNYC_TARG is calculated to be 0×2710. As can be seen from Fig.9 , each time the clock signal arrives, the accumulation register value is added by 1. When the value is 0×270F, the synchronous signal T SYNC is generated, the accumulation register is cleared, and the counting is restarted.
2) SINE MODULATION WAVE LOOK-UP TABLE AND ULTRA-REALTIME COMPUTING SIMULATION TEST
As shown in Fig.10 , the switching frequency is 1kHz. When the synchronous signal arrives, the sine wave increment angle is 9 • . According to (4), we can calculate the look-up table step U M _STEP = 0x0B4 under the test condition(sine wave takes one point per 0.05 • , the address increment is 180 units, that is, 0×0B4). As can be seen from Fig.10 , when the synchronization signal T SYNC arrives, the modulation look-up table address register sin_address increments 0×00B4 units at a time, The sin_data_a value of A phase is 0×280 (the actual value of corresponding angle of sine wave is enlarged by 2 12 times). The step length of triangular wave corresponding to sine wave 0.05 • is 0×0041. Then, the second pipeline takes the system clock as the trigger signal, accumulating the sine and triangular wave values according to the flow shown in Fig.8 , and completing the ultra-realtime comparison calculation until the natural sampling intersection point is generated. Then combined with the minimum pulse width and dead time, the turn-on or turn-off time of each switch is calculated.
3) THREE-LEVEL INVERTER SPWM OUTPUT SIMULATION
According to the calculated switching time and the principle of three-level SPWM, the switching control of each phase bridge arm device can be realized. When running at full speed in ModelSim software, the PWM control waveforms of four switching devices in A phase bridge arm shown in Fig.11 can be obtained. The waveforms of B phase and C phase are similar.
B. EXPERIMENTAL TEST AND ANALYSIS
1) EXPERIMENTAL PLATFORM
The three-phase experimental circuit is constructed in this paper as shown Fig.12 . In the experimental circuit, the switch device is an Infineon Insulated Gate Bipolar Transistor (IGBT) module FF200R12KT3, FPGA is a cyclone III EP3C40Q240 of Altera Company. The oscilloscope is Tektronix TPS2024 and the power quality analyzer is Fluke 435. The core parameters of the natural sampling SPWM are as follows, system clock frequency is 20MHz, switching frequency is 1kHz, dead time is 25µs, minimum pulse width is 50µs, and output frequency is 50Hz.
2) EXPERIMENTAL TEST Fig.13(a) shows the PWM output waveform of four switching devices of A phase bridge when the amplitude modulation ratio is 0.85. Fig.13(b) is a local amplification of the S A1 and S A3 waveforms. It can be seen that the dead time is set normally. Fig.13(c) shows the phase voltage waveforms before and after the filter of the inverter circuit, and the output current waveforms. The system can work normally and stably. Fig.14(a) shows the PWM output waveform of four switching devices of A-phase bridge when the amplitude modulation ratio is 1.25. It can be seen that the system can realize the PWM control signal output of natural sampling SPWM under super-modulation. Fig.14(b) is a local amplification of the occurrence of supermodulation, and it can be seen that the dead-time setting of the system is also normal when overmodulation occurs. Fig.14(c) shows the phase voltage waveforms before and after the filter of the inverter circuit, and the output current waveforms. Because of overshoot, the waveforms are slightly flat-topped.
The digital algorithm in this paper can update the control parameters in real time after the arrival of the synchronization signal T SYNC , so it can realize the fast control of the phase and frequency of the pulse width output. Fig.15 shows the experimental waveform of the sudden forward jump of the output phase of the system from 90 • to 54 • . As can be seen from Fig.15 , the output signal of S A1 driver module, the voltage before and after filtering, and the current waveform after filtering can be transformed rapidly and stably according to the requirements.
3) HARMONIC ANALYSIS
In the case of the same modulation degree, modulation frequency and carrier ratio, the SPWM output waveform of natural sampling method, digital natural sampling method and regular symmetrical regular method is analyzed by spectrum analysis. Fig.16 shows the spectrum distribution under amplitude modulation ratio 0.85, modulation frequency 1 kHz and carrier ratio 10. Fig.16(a) is the spectrum of the natural sampling method. Fig.16(b) shows the spectrum of digital natural sampling method with a sampling frequency of 100 kHz. Fig.16(c) is the spectrum of the symmetric regular sampling method. As can be seen from Fig.16 , when the sampling frequency of the digital natural sampling method is high enough, under the same conditions, the spectrum distribution of the digital natural sampling method is basically similar to that of the natural sampling method. It is only that the SPWM output waveform of digital natural sampling method has a small DC component. Under the same conditions, the harmonic amplitude of the SPWM output waveform using the digital natural sampling method is smaller than that of the symmetrical regular sampling method, which is generally 5 to 15% lower than that of the symmetrical regular sampling method. Therefore, as far as the harmonic content is concerned, the digital natural sampling method is superior to the symmetrical regular sampling method.
Total harmonic distortion is used to express the distortion degree of output waveform of digital natural sampling method, natural sampling method and symmetrical regular sampling method. Fig.17 is the THD curve of each sampling method when amplitude modulation ratio is 0.85, the modulation frequency is 1 kHz, and the carrier frequency is gradually increased from 8 kHz to 20 kHz. Fig.17 shows that when the carrier is relatively low, the harmonic distortion of symmetrical regular sampling method is larger, and the harmonic distortion degree of the digital natural sampling method is similar to that of the natural sampling method. The harmonic distortion degree of the three methods tends to be consistent with the increase of carrier ratio. Fig.18 shows the output fundamental amplitude variation curve of each sampling method. When the carrier ratio is relatively low, the utilization rate of fundamental voltage of symmetrical regular sampling method is lower, and the utilization rate of fundamental voltage of digital natural sampling method is close to that of natural sampling method. With the increase of carrier ratio, the fundamental voltage utilization ratio of the three methods tend to be consistent.
From the above experimental results, It can be seen that the digital methods and algorithms proposed in this paper can be implemented very well. Under the same conditions, the harmonic content of the SPWM output waveform using this method is smaller than that of the symmetrical regular sampling method. The digital sampling method can further improve the quality of output waveform and the stability of DC bus voltage of three-level inverters. 
VI. CONCLUSIONS
Based on the characteristics of neutral-point clamped threelevel inverter of Photovoltaic power generation system, the digital theory and implementation technology of natural sampling SPWM are studied in this paper. An all-digital framework of three-level natural sampling SPWM is proposed, and the digitization theory of each element is studied and realized. Compared with analog circuits, the accuracy of triangular carrier wave, sine modulation wave, dead-time setting and pulse width control signal can be greatly improved. A method of ultra-realtime comparison calculation of switching time is proposed, which avoids the complicated calculation such as Taylor series expansion and series convergence judgment in natural sampling SPWM. In addition, The algorithm can synchronously adjust the output frequency, phase and amplitude in half of switching cycle, and can meet the needs of various high-performance occasions. The experimental platform of neutral-point clamped three-level inverter is bulit. The experimental results prove the correctness and feasibility of the three-level natural sampling SPWM all-digital theory proposed in this paper. The harmonic content of the SPWM output waveform using the digital natural sampling method is smaller than that of the symmetrical regular sampling method, so the digital natural sampling method is superior to the symmetrical regular sampling method. And this digital sampling method can further improve the quality of output waveform and the stability of DC bus voltage of three-level inverters.
